Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipation during the test circuit activity is substantially higher during test than during functional operation. For example, during the execution of built-in self-test (BIST) in-field sessions, excessive power dissipation can decrease ...
Read More
Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipation during the test circuit activity is substantially higher during test than during functional operation. For example, during the execution of built-in self-test (BIST) in-field sessions, excessive power dissipation can decrease the reliability of the circuit under test due to higher temperature and current density. Power-Constrained Testing of VLSI Circuits focuses on techniques for minimizing power dissipation during test application at logic and register-transfer levels of abstraction of the VLSI design flow. The first part of this book surveys the existing techniques for power constrained testing of VLSI circuits. In the second part, several test automation techniques for reducing power in scan-based sequential circuits and BIST data paths are presented.
Read Less
Add this copy of Power-Constrained Testing of VLSI Circuits: A Guide to to cart. $103.32, new condition, Sold by Ingram Customer Returns Center rated 5.0 out of 5 stars, ships from NV, USA, published 2010 by Springer-Verlag New York Inc..
Add this copy of Power-Constrained Testing of Vlsi Circuits: a Guide to to cart. $31.92, good condition, Sold by Books On The Run rated 5.0 out of 5 stars, ships from Ocala, FL, UNITED STATES, published 2003 by Springer.
Add this copy of Power-Constrained Testing of Vlsi Circuits (Frontiers to cart. $38.66, Sold by Zubal Books rated 4.0 out of 5 stars, ships from Cleveland, OH, UNITED STATES, published 2003 by Kluwer.
Choose your shipping method in Checkout. Costs may vary based on destination.
Seller's Description:
*Price HAS BEEN REDUCED by 10% until Monday, Nov. 18 (sale item)* 178 pp., Hardcover, ex library else text clean and binding tight. -If you are reading this, this item is actually (physically) in our stock and ready for shipment once ordered. We are not bookjackers. Buyer is responsible for any additional duties, taxes, or fees required by recipient's country.
