Skip to main content alibris logo

Optimal VLSI Architectural Synthesis: Area, Performance and Testability

by ,

Write The First Customer Review
Optimal VLSI Architectural Synthesis: Area, Performance and Testability - Gebotys, Catherine H, and Elmasry, Mohamed I
Filter Results
Shipping
Item Condition
Seller Rating
Other Options
Change Currency

Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or "optimal") architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) ...

loading
Optimal VLSI Architectural Synthesis: Area, Performance and Testability 2012, Springer, New York, NY

ISBN-13: 9781461367970

1992 edition

Trade paperback

Optimal VLSI Architectural Synthesis: Area, Performance and Testability 1991, Springer, New York, NY

ISBN-13: 9780792392231

1992 edition

Hardcover