SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate array (FPGA) designs. The majority of the book assumes a basic background in logic design and software programming concepts. It is directed at: -students currently in an introductory logic design course that also teaches SystemVerilog, -designers who want to update their skills from Verilog or VHDL, ...
Read More
SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate array (FPGA) designs. The majority of the book assumes a basic background in logic design and software programming concepts. It is directed at: -students currently in an introductory logic design course that also teaches SystemVerilog, -designers who want to update their skills from Verilog or VHDL, and -students in VLSI design and advanced logic design courses that include verification as well as design topics. The book starts with a tutorial introduction on hardware description languages and simulation. It proceeds to the register-transfer design topics of combinational and finite state machine (FSM) design - these mirror the topics of introductory logic design courses. The book covers the design of FSM-datapath designs and their interfaces, including SystemVerilog interfaces. Then it covers the more advanced topics of writing testbenches including using assertions and functional coverage. A comprehensive index provides easy access to the book's topics.The goal of the book is to introduce the broad spectrum of features in the language in a way that complements introductory and advanced logic design and verification courses, and then provides a basis for further learning.Solutions to problems at the end of chapters, and text copies of the SystemVerilog examples are available from the author as described in the Preface.
Read Less
Add this copy of Logic Design and Verification Using SystemVerilog to cart. $44.99, good condition, Sold by FRIENDS OF THE LIBRARY rated 5.0 out of 5 stars, ships from Huntington Beach, CA, UNITED STATES, published 2016 by Createspace Independent Publishing Platform.
Choose your shipping method in Checkout. Costs may vary based on destination.
Seller's Description:
Good. Handling wear. Trade paperback (US). Glued binding. 336 p. Audience: General/trade. Oversized paperback in good condition. Inside text and illustrations are clean and unmarked. Covers and page edges have handling wear, slight bumping and some marks. A usable copy.
Add this copy of Logic Design and Verification Using Systemverilog to cart. $51.64, good condition, Sold by Goodwill of Silicon Valley rated 5.0 out of 5 stars, ships from San Jose, CA, UNITED STATES, published 2016 by CreateSpace Independent Publishing Platform.
Choose your shipping method in Checkout. Costs may vary based on destination.
Seller's Description:
Supports Goodwill of Silicon Valley job training programs. The cover and pages are in Good condition! Any other included accessories are also in Good condition showing use. Use can included some highlighting and writing page and cover creases as well as other types visible wear.
Add this copy of Logic Design and Verification Using SystemVerilog to cart. $56.33, new condition, Sold by Ingram Customer Returns Center rated 5.0 out of 5 stars, ships from NV, USA, published 2016 by Createspace Independent Publishing Platform.
Add this copy of Logic Design and Verification Using Systemverilog to cart. $60.55, new condition, Sold by SurplusTextSeller rated 4.0 out of 5 stars, ships from Columbia, MO, UNITED STATES, published 2016 by Createspace Independent Publishing Platform.
Add this copy of Logic Design and Verification Using SystemVerilog to cart. $62.84, new condition, Sold by GreatBookPrices rated 4.0 out of 5 stars, ships from Columbia, MD, UNITED STATES, published 2016 by Createspace Independent Publishing Platform.
Choose your shipping method in Checkout. Costs may vary based on destination.
Seller's Description:
New. Trade paperback (US). Glued binding. 336 p. In Stock. 100% Money Back Guarantee. Brand New, Perfect Condition, allow 4-14 business days for standard shipping. To Alaska, Hawaii, U.S. protectorate, P.O. box, and APO/FPO addresses allow 4-28 business days for Standard shipping. No expedited shipping. All orders placed with expedited shipping will be cancelled. Over 3, 000, 000 happy customers.
Add this copy of Logic Design and Verification Using SystemVerilog to cart. $62.84, like new condition, Sold by GreatBookPrices rated 4.0 out of 5 stars, ships from Columbia, MD, UNITED STATES, published 2016 by Createspace Independent Publishing Platform.
Choose your shipping method in Checkout. Costs may vary based on destination.
Seller's Description:
Fine. Trade paperback (US). Glued binding. 336 p. In Stock. 100% Money Back Guarantee. Brand New, Perfect Condition, allow 4-14 business days for standard shipping. To Alaska, Hawaii, U.S. protectorate, P.O. box, and APO/FPO addresses allow 4-28 business days for Standard shipping. No expedited shipping. All orders placed with expedited shipping will be cancelled. Over 3, 000, 000 happy customers.
