Skip to main content alibris logo

High Level Synthesis of Asics Under Timing and Synchronization Constraints

by ,

Write The First Customer Review
High Level Synthesis of ASICs under Timing and Synchronization Constraints - Ku, David C., and DeMicheli, Giovanni
Filter Results
Shipping
Item Condition
Seller Rating
Other Options
Change Currency

Computer-aided synthesis of digital circuits from behavioral level specifications offers an effective means to deal with increasing complexity of digital hardware design. High Level Synthesis of ASICs Under Timing and Synchronization Constraints addresses both theoretical and practical aspects in the design of a high-level synthesis system that transforms a behavioral level description of hardware to a synchronous logic-level implementation consisting of logic gates and registers. High Level Synthesis of ASICs ...

loading
High Level Synthesis of ASICs under Timing and Synchronization Constraints 2010, Springer-Verlag New York Inc., New York, NY

ISBN-13: 9781441951298

Paperback

High Level Synthesis of Asics Under Timing and Synchronization Constraints 1992, Springer, New York, NY

ISBN-13: 9780792392446

1992 edition

Hardcover